



## MacPherson Kwok Chen & Heid LLP

1762 Technology Drive, Suite 226 San Jose, CA 95110 Tel. (408) 392-9250 Fax (408) 392-9262

2402 Michelson Drive, Suite 210 Irvine, CA 92612 Tel. (949) 752-7040 Fax (949) 752-7049

Email: jhallman@ macpherson-kwok.com www.macpherson-kwok.com

May 10, 2004

Commissioner F	or Patents
P.O. Box 1450	
Alexandria, VA	22313-1450

Re:

Applicant(s):

Kevin E. Sallese

Assignee:

Lattice Semiconductor Corporation

Title:

Programmable Logic Device With A Memory-Based Finite State Machine

Serial No.:

Filed:

10/624,965

07/21/2003

Examiner:

Unknown

Group Art Unit: 2183

Docket No.:

M-15170 US

Dear Sir:

Transmitted herewith are the following documents in the above-identified application: .

- Return Receipt Postcard;
- This Transmittal Letter (in duplicate); and
- Submission of formal drawings with three (3) sheets of formal drawings including Figures 1a, 1b, 2, 3, and 4.

$\boxtimes$	No additional fee is required.
	The fee has been calculated as shown below

## **CLAIMS AS AMENDED**

		Claims Remaining Amendment	<u>1fter</u>	Highest No. Previously <u>Paid</u> <u>For</u>		Present Extra		Rate		Additional <u>Fee</u>	
Total	Claims	20	Minus	20	=	0	x	\$18.00	\$		0
Indepe Claim	endent s	3	Minus	3	=	0	х	\$86.00	\$		0
	Fee of per applie		of one or more m	nultiple dependent c	laims				\$		
	Fee for Re	quest for Extension of	Time						\$	***	
		Total additional fe	e for this Amend	ment:					\$		
Conditional Petition for Extension of Time: If an extension of time is required for timely filing of the enclosed document(s) after all papers filed with this transmittal have been considered, an extension of time is hereby requested.											
	Please charge our Deposit Account No. 50-2257 in the amount of						\$				
×	Also, cha	arge any additional fee	s required and cre	edit any overpaymer	it to ou	ır Deposit A	ccour	nt No. 50-22	.57		

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on May 10, 2004.

Eric Hoover

May 10, 2004 Date of Signature Respectfully submitted,

Total:

Jon W Hallman Attorney for Applicants Reg. No. 42,622



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Kevin E. Sallese

Assignee:

Lattice Semiconductor Corporation

Title:

Programmable Logic Device With A Memory-Based Finite State

Machine

Serial No.:

10/624,965

Filing Date:

07/21/2003

Examiner:

Unassigned

Group Art Unit:

2183

Docket No.:

M-15170 US

Irvine, California May 10, 2004

Attn: Official Draftsperson COMMISSIONER FOR PATENTS Alexandria, VA 22313-1450

## SUBMISSION OF FORMAL DRAWINGS

Dear Sir:

Applicants submit three (3) sheets of formal drawings, consisting of Figures 1a, 1b, 2, 3, and 4, in the above-named application. These drawings should replace the formal drawings filed on December 22, 2003. If there are any questions regarding these drawings, please call the undersigned at (949) 752-7040.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, Alexandria, VA 22313-1450, on May 10, 2004.

Eric Hoover

May 10, 2004

LAW OFFICES OF PHERSON KWOK CHEN & HEID ILP

2402 MICHELSON DRIVE SUITE 210 IRVINE, CA 92612 (949) 752-7040 FAX (949) 752-7049

Jon W. Hallman Attorney for Applicants Reg. No. 42,622

Respectfully submitted,